

OLED DISPLAY MODULE

Preliminary Product Specification

CUSTOMER	Standard	
PRODUCT NUMBER	DD-9696FC-2A	
CUSTOMER APPROVAL		Date

INTERNAL APPROVALS				
Product Mgr Doc. Control Electr. Eng				
Bazile Anthony Peter Perkins		Luo		
Peter		Luo		



TABLE OF CONTENTS

1	MA	IN FEATURES	4
2	ME	CHANICAL SPECIFICATION	5
	2.1 2.2	MECHANICAL CHARACTERISTICS	
3	EL	ECTRICAL SPECIFICATION	7
	3.1 3.2 3.3	ABSOLUTE MAXIMUM RATINGS ELECTRICAL CHARACTERISTICS INTERFACE PIN ASSIGNMENT	8
4	BL	OCK DIAGRAM	. 11
	4.1	TIMING CHARACTERISTICS	12
5	OP '	FICAL SPECIFICATION	. 17
	5.1	OPTICAL CHARACTERISTICS	. 17
6	FUI	NCTIONAL SPECIFICATION	. 18
	6.1 6.2 6.3 6.4 6.5	COMMANDS POWER UP/DOWN SEQUENCE RESET CIRCUIT	18 19 20
7	QU	ALITY ASSURANCE SPECIFICATION	. 23
	7.1 7.2 7.3	CONFORMITY DELIVERY ASSURANCE DEALING WITH CUSTOMER COMPLAINTS	23 27
8	RE	LIABILITY SPECIFICATION	. 28
	8.1	RELIABILITY TESTS	
_	8.2	FAILURE CHECK STANDARD	
9		NDLING PRECAUTIONS	
	9.1 9.2	HANDLING PRECAUTIONS STORAGE PRECAUTIONS	
	9.2 9.3	DESIGNING PRECAUTIONS	
	9.4	OTHER PRECAUTIONS	
	9.5	PRECAUTIONS WHEN DISPOSING OF THE OEL DISPLAY MODULES	31
1	0 SUI		32
		PPORTED ACCESSORIES	
	10.1	DUO KIT	32
	10.1 10.2	DUO KIT TRANSITION BOARD CARD	32
	10.1	DUO KIT	32 32 32

Droduct No	DD-9696FC-2A	REV. D]	Daga	2/22
Product No.				Page	2732

REVISION RECORD



Rev.	Date	Page	Chapt.	Comment	ECR no.
A	21 Feb 12			First Issue	
В	01 Oct 12	9	3.3	Error on Pin 14~21 been rectified	
С	28 Nov 12	32	10	Update the part number information	
D	26 Jul 13	32	10	Update EVK board part number	

Product No.	DD-9696FC-2A	REV. D	Daga	2/22
Product No.			Page	5/ 52

1 MAIN FEATURES



ITEM	CONTENTS
Display Format	96 x 96 Dots
Overall Dimensions	25.90 x 30.10 x 1.30 mm
Colour	65.536 Colour
Active Area	19.852 x 19.852 mm
Viewing Area	21.852 x 21.852 mm
Display Mode	Passive Matrix 1.10"
Driving Method	1/96 duty
Driver IC	SEPS114A
Operating temperature	-40 ~ +70
Storage temperature	-40 ~ +85

Product No	DD-9696FC-2A	REV. D	Daga	4/22
Product No.			Page	4/32




2 MECHANICAL SPECIFICATION

2.1 MECHANICAL CHARACTERISTICS

ITEM	CHARACTERISTIC	UNIT	
Display Format	96(RGB) x 96	Dots	
Overall Dimensions	25.90 x 30.10 x 1.3	mm	
Viewing Area	21.852 x 21.852	mm	
Active Area	19.852 x 19.852	mm	
Dot Size	0.049×0.187	mm	
Dot Pitch	0.069×0.207	mm	
Weight	2.07	g	
IC Controller/Driver	SEPS114A		

Product No.	DD-9696FC-2A	REV. D	Daga	5/22
Product No.			Page	5752



2.2 MECHANICAL DRAWING





3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

				VSS =	0 V, Ta = 25 °C
Item	Symbol	Min	Max	Unit	Note
Supply Voltage for Operation	V _{DD}	-0.3	4	V	
Supply Voltage for I/O	V _{DDIO}	-0.3	4	V	Note 1,2
Supply Voltage for Display	Vcc_c	-0.3	15	V	
Operating Temperature	Тор	-40	70	°C	Note 3
Storage Temperature	T _{STG}	-40	85	°C	Note 3
Life Time(100cd/m2)	1, ,1 1	10,000	-	hour	Note 4

Note 1: All the above voltages are on the basis of "VSS=0V".

Note 2: When this module is used beyond above absolute maximum ratings, permanent damage to the module may occur. Also for normal operations it's desirable to use this module under the conditions according to Section 3.2 "Electrical Characteristics" and section 4 "optical characteristic. If this module is used beyond these conditions the module may malfunction and the reliability could deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: Vcc_c = 12.0V, Ta =25°C, 50% Checkerboard. Software configuration follows Section 6.4 Initialization. End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room is estimated by the accelerated operation at high temperature conditions.

Product No.	DD-9696FC-2A	REV. D	Daga	7/22
Product No.			Page	1132



Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Logic Voltage for Operation.	V_{DD}		2.4	2.8	3.3	V
Supply Voltage for I/O Pins	V _{DDIO}		1.65	2.8	V _{DD}	V
Supply Voltage for Display	V _{CC_C}	Note 5	11.5	12	12.5	V
High Level Input	V _{IH}		0.8x V _{DD}	-	V _{DD}	V
Low Level Input	V _{II}		0	-	0.4	V
High Level Output	V _{OH}	$I_{OH} = -0.1 \text{mA}$	V _{DD-0.4}	-		V
Low Level Output	V _{OL}	$I_{OL} = -0.1 \text{mA}$		-	0.4	
Operating Current for V _{DD}	I _{DD}		-	1.5	3.5	mA
		Note 6	-	6.4	8.0	mA
Operating Current for V_{CC_C}	Icc_c	Note 7	-	9.5	12.0	mA
v CC_C		Note 8	-	16.0	20.0	mA
Sleep Mode Current for V_{DD}	IDD, SLEEP		-	3	5	μΑ
Sleep Mode Current for V_{CC_C}	ICC_C, SLEEP		-	1	5	μΑ

3.2 ELECTRICAL CHARACTERISTICS

Note 5: Brightness (Lbr) and Supply Voltage for Display (V_{CC_C}) are subject to the change of the panel characteristics and the customer's request.

Note 6: $V_{DD} = 2.8V$, $V_{CC} = 12.0V$, 30% Display area turned on.

Note 7: $V_{DD} = 2.8V$, $V_{CC} = 12.0V$, 50% Display area turned on

Note 8: $V_{DD} = 2.8V$, $V_{CC} = 12.0V$, 100% Display area turned on

Product No.	DD-9696FC-2A	REV. D	Daga	0/22
Product No.			Page	8/32



3.3 INTERFACE PIN ASSIGNMENT

No.	Sy	mbol	I/O	Function			
1	Ν	I.C.	-	Reserved Pin (Supporting Pin). The supporting pin can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.			
2	V	SSH	Р	Ground of OEL Panel. This is the ground pins for analog circuits. It must be connected to external ground.			
3	VC	CC_R	Р	Voltage Output High Level for Scan Signal This is the scan driver power supply pin. A tantalum capacitor should be connected between this pin and VSS.			
4	V	CC_C	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source.			
5	V	DDR	Р	Power Supply for Core Logic Circuit This is a voltage supply pin. It can be supplied externally or regulated internally from VDD. A capacitor should be connected between this pin & VSS under all circumstances.			
6	V	'DD	Р	Power Supply for Operation This is a voltage supply pin. It must be connected to external source.			
7	P	SEL	Ι	Regulator Enable/Disable for Logic Power Supply This pin is the regulator enable/disable input of VDDR. If it is connected to VDD, the internal regulator is used. Otherwise, an external voltage supplier should be used.			
8	VI	DDIO	Р	Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signal should have VIH reference to VDDIO. When I/O signal pins (C80, PS, D0~D7, control signals) pull high, they should be connected to VDDIO.			
9	R	STB	Ι	Power Reset for Controller and Driver. This pin is reset signal input. When the pin is low, initialization of the chip executed.			
10	W	/RB	Ι	Read/Write Select or Write. 68XX Parallel Interface: Read (Low)/Write(High) Select 80XX Parallel Interface: Write Strobe Signal. (Active Low) While using SPI, it must be connected to Vdd or Vss			
11	R	RDB	Ι	Read/Write Enable or Read. 68XX Parallel Interface: Bus Enabled Strobe (Active High) 80XX Parallel Interface: Read Strobe Signal (Active Low)			
12	C	CSB	Ι	While using SPI, It must be connected to Vdd or Vss. Chip Select. Low: SEPS114A is selected and can be accessed High: SEPS11A is not selected and cannot be accessed			
13		A0	Ι	Data/Command Control. Low: Command High: Parameter/Data			
14~21	D)~D7	I/O	Host Data Input/Output Bus. These pins are 8-bit bi-directional data bus to be connected to			
Produc	ct No.	DI	D-9696FC-2A	REV. D Page 9 / 32			




		Γ	the microprocessor's data bus
			the microprocessor's data bus.
			PS Description
			D[0] SCL: Synchronous Clock Input
			0 D[1] SDI : Serial Data Input
			D[2] SDO: Serial Data Output
			D[3] R/W : Serial Read(High)/Write(low)
			1 8-bit Bus: D[7:0]
			While Using SPI, the unused pins must be connected to Vss.
			Select Parallel/Serial Interface Type
22	PS		Low: Serial Interface
			High: Parallel Interface
			Select the CPU Type
23	C80	Ι	Low: 80XX-Series MCU
			High: 68XX-Series MCU
			Fine Adjustment for Oscillation
			The frequency is controlled by external 27kÙ resistor between
24	OSC1	Ι	OSC1 and OSC2. The oscillator signal is used for system clock
25	OSC2	0	generation.
20	0.002	U	When the external clock mode is selected, OSC1 is used
			external clock input.
			Current Reference for Brightness Adjustment.
26	IDEE	T/O	This is the current reference pin to generate precharge and
26	IREF	I/O	driving current. A $39k\Omega$ resistor should be connected between
			this pin and Vss.
			Ground
27	TICC.	D	This is a ground pin. It also acts as a reference for the logic
27	VSS	Р	pins, the OLED driving voltages, and the analogue circuits. It
			must be connected to external ground.
28	BPRE		External Voltage Reference for Pre-charge Signal
		T/O	This is the precharge driving voltages for OEL driving segment
29	GPRE	I/O	pins respectively.
30	RPRE		A zener diode should be connected between this pin and VSS.
			Power Supply for OEL Panel
31	V _{CC_C}	Р	This is the most positive voltage supply pin of the chip. It must
			be connected to external source.
			Voltage Output High Level for Scan Signal
32	V _{CC_R}	Р	This is the scan driver power supply pin. A tantalum capacitor
	· CC_K	_	should be connected between this pin and VSS.
			Ground of OEL Panel.
33	VSSH	Р	This is the ground pins for analog circuits. It must be connected
		_	to external ground.
			Reserved Pin (Supporting Pin).
	NGCOND		The supporting pin can reduce the influences from stresses on
34	N.C(GND)	-	the function pins. These pins must be connected to external
			ground as the ESD protection circuit.
L	1	1	Bround us the LSD protection encut.

 Product No.
 DD-9696FC-2A
 REV. D
 Page
 10 / 32



4 BLOCK DIAGRAM



MCU Interface Selection: PS, C80 Pins connected to MCU interface: RSTB, WRB, RDB, CSB, A0, and D0~D7 C1, C3, C5: 0.1μ F C2, C4, C8: 4.7μ F C6, C9: 4.7μ F / 25V Tantalum Capacitor C7: 2.2μ F R1: 39k Ω R2: 27k Ω D1: 2.7V, 0.5W Zener Diode

Droduct No	DD-9696FC-2A	REV. D	Dago	11/22
Product No.			Page	11/32



4.1 TIMING CHARACTERISTICS

4.1.1 AC CHARACTERISTICS


4.1.1.1 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit	Port
t _{AS8}	Address Setup Timing	5	-	ns	CSB
t _{AH8}	Address Hold Timing	5	-	ns	A 0
t _{cycs}	System Cycle Timing	200	-	ns	-
t _{RDLR8}	Read "L" Pulse Width	90	-	ns	RDB
t _{RDHR8}	Read "H" Pulse Width	90	-	ns	
t _{cycs}	System Cycle Timing	100	-	ns	
t _{WRLW8}	Write "L" Pulse Width	45	-	ns	WRB
t _{wrnws}	Write "H" Pulse Width	45	-	ns	
t _{RDD8}	Read Data Output Delay Time	-	60	ns	
t _{rdh8}	Data Hold Timing	0	60	ns	0[7:0]
t _{DS8}	Data Setup Timing	30	-	ns	D[7:0]
t _{DH8}	Data Hold Timing	10	-	ns]

* All the timing reference is 10% and 90% of V_{DDIO}.

Product No.	DD-9696FC-2A	REV. D	Dago	12/22
			Page	12/32





Product No.	DD-9696FC-2A	REV. D	Dego	12/22
Product No.			Page	13/32




Symbol	Description		Min	Мах	Unit	Port
	Address Cotup Timing	(Read)	10	-	ns	
t _{ah6}	Address Setup Timing	(Write)	5	-	ns	CSB
	Address Hold Timing	(Read)	10	-	ns	RS
t _{AS6}	Address Hold Timing	(Write)	5	-	ns	
t _{cyc6}	System Cycle Timing		200	-	ns	
t _{ELR6}	Read "L" Pulse Width		90	-	ns	
t _{EHR6}	Read "H" Pulse Width		90	-	ns	E
t _{cyc6}	System Cycle Timing		100	-	ns	
t _{ELW6}	Write "L" Pulse Width		45	-	ns	
t _{EHW6}	Write "H" Pulse Width		45	-	ns	
t _{RDD6}	Read Data Output Delay Time Data Hold Timing		0	70	ns	
t _{rdh6}			0	70	ns	212 01
t _{DS6}	Data Setup Timing		40	-	ns	D[7:0]
t _{DH6}	Data Hold Timing		10	-	ns	

 * All the timing reference is 10% and 90% of V_{dd}.

Product No.	DD-9696FC-2A	REV. D	Daga	14/22
Product No.			Page	14/32






Product No.	DD-9696FC-2A	REV. D	Dage	15/22
Product No.			Page	15 / 32



Symbol	Description	Min	Max	Unit	Port	
t _{cycs}	Serial Clock Cycle	200	-	ns		
t _{stw}	SCL ``L" Pulse Width	90	-	ns	SCL	
t _{shw}	SCL "H" Pulse Width	90	-	ns		
t _{DSS}	Data Setup Timing	25	-	ns	CDI	
t _{DHS}	Data Hold Timing	25	-	ns	SDI	
t _{css}	CSB-SCL Timing	25	-	ns	CCR	
t _{CSH}	CSB-Hold Timing	25	-	ns	CSB	
t _{RSS}	RS-SCL Timing	25	-	ns	40	
t _{rsh}	RS-Hold Timing	25	-	ns	A0	

4.1.1.3 Serial Interface Timing Characteristics

 * All the timing reference is 10% and 90% of V_{DDIO}.



Product No.	DD-9696FC-2A	REV. D	Daga	16/22
Product No.			Page	10/32



5 OPTICAL SPECIFICATION

5.1 OPTICAL CHARACTERISTICS

Characteristics	Symbol	Condition	Min	Тур	Max	Unit
Brightness	L _{br}	Note 1	80	100	-	cd/m ²
C LE (White)	(X)	C.I.E. 1931	0.26	0.30	0.34	
C.I.E.(White)	(Y)	C.I.E. 1931	0.29	0.33	0.37	-
C.I.E.(Red)	(X)	C.I.E. 1931	0.60	0.64	0.68	
	(Y)		0.30	0.34	0.38	-
C.I.E.(Green)	(X)	C.I.E. 1931	0.27	0.31	0.35	
C.I.E.(Oleen)	(Y)		0.58	0.62	0.66	-
C.I.E.(Blue)	(X)	OLE 1021	0.10	0.14	0.18	
C.I.E.(Dlue)	(Y)	C.I.E. 1931	0.12	0.16	0.20	
Dark Room Contrast	CR		-	>10,000:1	-	-
View Angle				Free	-	degree

Note 1: Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC} = 12.0V$ Software configuration follows Section 5.4 Initialization.

Product No.	DD-9696FC-2A	REV. D	Daga	17/22
Floduct No.			Page	17/32



6 FUNCTIONAL SPECIFICATION

6.1 COMMANDS

Please refer to the Technical Manual for the SEPS114A

6.2 POWER UP/DOWN SEQUENCE


To protect panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the panel enough time to complete the action of charge and discharge before/after the operation.

6.2.1 POWER UP SEQUENCE:

- 1. Power up V_{DD &} V_{DDIO}
- 2. Send Display off command
- 3. Initialisation
- 4. Clear Screen
- 5. Power up V_{CC_C}
- 6. Delay 100ms
- (When V_{CC_C} is stable)
- 7. Send Display on command

6.2.2 POWER DOWN SEQUENCE:

- 1. Send Display off command
- 2. Power down V_{CC_C}
- 3. Delay 100ms (When V_{CC_C} reaches 0 and panel is completely discharged)
- 4. Power down $V_{DD\&} V_{DDIO}$



Note:

1) Since an ESD protection circuit is connected between V_{DD} and V_{CC_C} inside the driver IC, V_{CC_C} becomes lower than $V_{DD\&} V_{DDIO}$ whenever $V_{DD\&} V_{DDIO}$ is ON and V_{CC_C} is OFF.

2) VCC should be kept float (disabled) when it is OFF.

3) Power Pins (V_{DD} , V_{DDIO} , V_{CC_C}) can never be pulled to ground under any circumstance.

4) $V_{DD \&} V_{DDIO}$ should not be power down before V_{CC_C} is powered down.

Product No.	DD-9696FC-2A	REV. D]	Page	19/22
Flouuct No.				Fage	18/32



6.3 RESET CIRCUIT

When RSTB input is low, the chip is initialized with the following status:

- 1. Standby Mode: On
- 2. Frame Frequency: 95Hz
- 3. Oscillation: Internal Oscillator Off
- 4. DDRAM Write Horizontal Address: XS = 0x00, XE = 0x5F
- 5. DDRAM Write Vertical Address: YS = 0x00, YE = 0x5F
- 6. Display Data RAM Write: MDIR1 = 0, MDIR0 = 0, VH = 0
- 7. Row Scan Shift Direction: R0, R1, ..., R94, R95
- 8. Column Data Shift Direction: C0, C1, ..., C286, C287
- 9. Display On/Off: Off
- 10. Panel Display Size: FX = 0x00, TX = 0x5F, FY = 0x00, TY = 0x5F
- 11. Display Data RAM Read Column/Row Address: DX = 0x00, DY = 0x00
- 12. Discharge Time: 8 Clock
- 13. Peak Pulse Delay: 5 Clock
- 14. Peak Pulse Width Time (R/G/B): 5 Clock
- 15. Precharge Current (R/G/B): 0uA
- 16. Driving Current (R/G/B): 0uA


Product No.	DD-9696FC-2A	REV. D	Dago	10/32
Product No.			Page	19/32



6.4 ACTUAL APPLICATION EXAMPLE


Command usage and explanation of an actual example

<Power up Sequence>




Product No	DD-9696FC-2A	REV. D]	Daga	20/22
Product No.				Page	20/32







If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>






<Exiting Sleep Mode>



Product No.	DD-9696FC-2A	REV. D	Dego	21/22
Product No.			Page	21/32





Item		Quantity	
Module		675	per Primary Box
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)

Product No.	DD-9696FC-2A	REV. D]	Daga	22/22
				Page	22/32



6.5 LABELLING & MARKING

DENSITRON DD-9696FC-1A TW YY MM

7 QUALITY ASSURANCE SPECIFICATION

7.1 CONFORMITY


The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 DELIVERY ASSURANCE

7.2.1 DELIVERY INSPECTION STANDARDS

IPC-AA610, class 2 electronic assemblies standard

7.2.2 Zone definition



7.2.3 Visual inspection

Test and measurement to be conducted under following conditions:

Temperature:	23±5°C			
Humidity:	55±15%RH			
Fluorescent lamp:	30 W			
Distance between the Panel & Eyes of the Inspector:	≧30cm			
Distance between the Panel & the lamp:	≧50cm			
Finger glove (or finger cover) must be worn by the inspector.				

Inspection table or jig must be anti-electrostatic

Product No	DD-9696FC-2A	REV. D	Daga	22/22
FIOUUCI NO.			Fage	23/32



7.2.4 Standard of appearance inspection

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)

Product No.	DD-9696FC-2A	REV. D	Dego	24/22
Product No.			Page	24/32



Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	0.4
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any

Product No	DD-9696FC-2A	REV. D]	Dago	25/22
Product No.				Page	23732



Check Item	Classification	Criteria
Bright Line	Major	
Missed Line	Major	
Pixel Short	Major	
Darker Pixel	Major	\odot
Wrong Display	Major	
Un-Uniform (Luminance Variation within a Display)	Major	

Product No.	DD-9696FC-2A	REV. D	Page	26/22
Product No.			Fage	26/32



7.3 DEALING WITH CUSTOMER COMPLAINTS

7.3.1 Non-conforming analysis

Purchaser should supply Densitron with detailed data of non-conforming sample. After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

7.3.2 Handling of non-conforming displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of nonconforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

Product No	DD-9696FC-2A	REV. D]	Daga	27/22
Product No.				Page	21/32



8 RELIABILITY SPECIFICATION

8.1 RELIABILITY TESTS

Test Item	Test Condition	Evaluation and assessment
High Temperature Operation	70°C, 240 hours	No abnormalities in function and appearance
Low Temperature Operation	-40°C, 240 hours	No abnormalities in function and appearance
High Temperature Storage	85°C, 240 hours	No abnormalities in function and appearance
Low Temperature Storage	-40°C, 240 hours	No abnormalities in function and appearance
High Temperature & High Humidity Storage(Operation)	60°C, 90%RH, 120 hours	No abnormalities in function and appearance
Thermal Shock	24 cycle of -40°C 1 Hour, R.T. 5 min, 85°C 1 Hour	No abnormalities in function and appearance

• The samples used for above tests do not include polarizer.

• No moisture condensation is observed during tests.

8.1.1 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure teat at 23 ± 5 °C; $55\pm15\%$ RH

8.2 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}C$; $55\pm15\%$ RH.

Product No.	DD-9696FC-2A	REV. D	Daga	28/22
Product No.			Page	28/32



9 HANDLING PRECAUTIONS

9.1 HANDLING PRECAUTIONS


- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.

* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer: * Water

- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.

* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.

rioduct No. rage 297.32	Product No.	DD-9696FC-2A	REV. D	Daga	20/22
	I I UUUUU INU.			Page	27/32



* Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.

- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

9.2 STORAGE PRECAUTIONS

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less

than 0° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron Technologies Plc.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

9.3 DESIGNING PRECAUTIONS

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: US2066

 \ast Connection (contact) to any other potential than the above may lead to rupture of the IC.

Product No.	DD-9696FC-2A	REV. D]	Daga	30/32
Product No.				Page	30732



9.4 OTHER PRECAUTIONS

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.

* Pins and electrodes

* Pattern layouts such as the FPC

3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.

* Design the product and installation method so that the OEL driver may be shielded from light in actual usage.

* Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.

- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

9.5 PRECAUTIONS WHEN DISPOSING OF THE OEL DISPLAY MODULES

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

Product No.	DD-9696FC-2A	REV. D	Pa	Daga	31 / 32
				Page	



10 SUPPORTED ACCESSORIES

10.1 DUO KIT

Densitron has developed an easy to use yet powerful development and demonstration tool for driving its range of Passive matrix OLED displays from the USB port of a PC. DUO (Densitron USB OLED) kit is hot pluggable and does not require extra cables or power supply to run, allowing users to be up and running in minutes.

The kit consists of an OLED display with transition Board, USB controller card, mini USB cable and a CD with software application and drivers.



Part number: UNDER DEVELOPMENT

10.2 TRANSITION BOARD CARD

A Transition board card is like a daughterboard which is meant to be a circuit board for connections between the baseboards (V-DUO and DUO).

It has connector pins for interfacing between the display and the baseboards.

It also includes the OLED display.

Part number: UNDER DEVELOPMENT

10.3 CONNECTOR BOARD CARD

A Connector board is a daughterboard which allows a connection between customer's microprocessor or microcontroller (customer's system) to the display. **Part number: EVK-CONNECT-033**

10.4 CONNECTOR

Type: hot bar soldering process No. of connections: 34 Pitch: 0.70mm

Product No.	DD-9696FC-2A	REV. D		Page	32 / 32